|
| | |
Sr. FPGA Design Engineer
Seeking a senior level hardware design engineer to perform macro library element development and complete chip design of the FPGAs . In addition to macro development and chip design, the successful candidate will troubleshoot designs in a lab environment using standard lab equipment and tools such as Chipscope and SignalTap; write white papers and other technical material; interface with and assist the software developers and application engineers; and work as part of the hardware team in the integration and test of reconfigurable computer systems.
Qualified candidates will have:
- A B.S. in Electrical Engineering or related discipline, and 7+ years of experience in the design of high performance, resource efficient FPGAs using Verilog;
- A broad base of FPGA design experience, SDR and DDR memory interfaces and various I/O standard interfaces operating in excess of 100 MHz;
- Experience in the use of FPGA vendor specific tools (Altera Quartus preferred); and
- A results-oriented work ethic, and the ability to work from broad objectives with minimal supervision.
Knowledge of FFT, floating point and image processing functions is a plus.
ASC Global Technologies is an equal opportunity employer, M/F/D/V Qualified candidates should email their resume to: pat.klepadlo@ascglobaltechnologies.com Or contact Pat Klepadlo at 719-632-6302
|
|
|
|
| |
|
|
|
|
|
|
Copyright © 2008-2010 ASC Global Technologies. All rights reserved
|
|
|
|
|
|
|